A novel single-phase digital control circuit-based five level inverter (FLI) is presented in this paper. Based on the determined switching angle, one switching cycle of the inverter is divided into segments from which the switching sequence of the inverter switches is digitized. A programmed counter built around J − K flip flops with logic gates provided the needed switching signals for the H -bridge inverter. Proposed inverter is verified through simulation in a MATLAB/SIMULINK environment and simulation results are given. Simulation results show notable reduction in total harmonic distortion (THD) in the inverter output voltage and load current. With an RL load (of 200 Ω and 0.250 H), a single digit THD of 8.5 1% for the inverter load current is realized. Comparison of the novel control circuit-dependent FLI with the conventional and contemporary power-circuit-dependent cascaded H -bridge inverter (CHBI) show that the novel FLI is synthesized with lesser number of power circuit and control circuit components.
Introduction
Cascade multilevel inverter (CMLI) structure has been attracting increasing interests in high power and medium voltage applications owing to its lower harmonics, higher efficiency and lower voltage stress compared to two-or three-level inverters [1] , [2] , [3] , [4] . Diode clamped, flying capacitors, and cascaded H -bridge inverters (CHBI) constitute several multilevel converter topologies presently in use. A cascaded multilevel inverter consists of a series of H -bridge inverters with each H -bridge unit having its own DC source [1] or a single DC source and capacitorsbased DC sources [3] for all but the first source.
A cascaded multilevel inverter with k number of DC sources or number of H -bridge cells will provide (2k + 1) levels to synthesize the AC output waveform. This means that for a five-level inverter (FLI), two DC sources and two cascaded H -bridge cells are required [5] [10] . Where a multicarrier PWM technique is adopted for obtaining the cascade inverter switching signals, n − 1 carriers with same carrier frequency f c , and same peak to peak amplitude AC, are also required. For the five-level cascaded inverter in [1] for instance, the additional H -bridge inverter, DC source, and increase in the number of carriers all add to increase in components count and costs that will ultimately lead to increase in switching losses and system size. Several attempts have been made in the recent past by researchers to synthesize the multilevel inverter (MLI) with few number of H -bridge cells, circumventing the (2k + 1) levels hypothesis.
Even when high level MLI is to be developed from few number of H -bridge cells, a quite number of auxiliary switches and diodes are usually incorporated in the power circuit resulting in additional control circuit designs for the switches. In [11] for instance, where two H -bridge cells were deployed for an eleven-level cascaded H -bridge MLI, additional four switches and eight diodes were incorporated to realize the design objectives. In the paper, no attempt was made to present the control circuit and its process of design which is predicted to be complex. In all the FLIs developed using a single H -bridge cell [12] [24] , there are the presence of one or more auxiliary switches and diodes with additional control circuits. For instance, in some schemes two auxiliary switches with two anti-bidirectional diodes, two other diodes through which the capacitors are discharged and two DC voltage sources have been deployed in addition to the single k cell structure [10] , [16] , [20] , [21] , [23] . In other schemes, one auxiliary switch, four diodes and either two DC sources or two capacitors across a boost converter have in addition to the single k cell been designed to realize the FLIs output voltages [12] , [14] , [18] , [23] . Due to the complexity of the control circuit structures for the five level inverters, few authors presented the control scheme while many others made little or no attempt to discuss the processes of the control circuit designs.
In all, the realizations of the five level inverters were all power circuit-based. The desired levels of harmonics reduction informed the different choices of the control circuit designs by the authors. It is quite anticipated that if the realization of the FLI is control circuit-based utilizing the single H -bridge cell without auxiliary power components rather than power circuit-based utilizing the single H -bridge cell with additional power circuit components, the resulting inverter will be smaller, lighter, and simpler, implying greater reliability, lower cost and power conservation. In this paper, a control circuit-based novel five-level inverter utilizing digital counter built around J − K flipflops in the generation of the switching signals for a single H -bridge cell without auxiliary power components is proposed.
Proposed five level inverter
A control circuit-based novel five-level inverter utilizing digital counter in the generation of switching signals for a single-phase inverter has been proposed to circumvent further addition of power switches to the conventional H -bridge inverter cell when compared to the attempts made by recent researchers to achieve similar results using the H -bridge cell but with additional auxiliary power switches as has been x-rayed above. A singlephase H -bridge five level inverter topology is shown in Fig. 1 . The circuit consists of four switching devices S 1 , S 2 , S 3 , and S 4 , with two devices each in one leg of the two-leg inverter. The inverter uses a pair of complimentary controlled switches in each inverter leg, ie (S 1 ,S 2 ) and (S 3 ,S 4 ). The two switches in each leg operate in a complimentary pair to avoid short circuiting of the dc source.
The FLI output is a staircase waveform derived from the conventional single phase modified sine-wave inverter having α as angle of zero voltage between the positive and negative half-cycles of the inverter output. Generally, the number of switching angles in a quarter cycle of a staircase voltage waveform is limited to s. The number of harmonics, therefore, that can be eliminated in the waveform is limited to s − 1 . For the FLI output voltage waveform, only two switching angles are there in a quarter of a cycle which translates to the fact that only one harmonics can be eliminated. The two switching angles as denoted by α 1 and α 2 in Fig. 2 can be calculated from [16] 
where i = 1, 2, 3, ...
, and n is the number of output voltage level.
Design of switching control of the inverter
As stated previously, the novel five-level inverter presented in this paper is derived from control design for quasi-sine wave inverter where one switching cycle of the inverter is divided into g = π/α segments with the width of each segment obtained as 2α . The switching signals for the inverter top switches are assigned nomenclatures such that S 1 , S 3 = A B = "1 1", while switching signals for the inverter down switches are assigned nomenclatures such that S 2 , S 4 = A B = "0 0". These switches are fired in the sequence S 1 → S 2 → S 3 → S 4 . Sequencing events like this is a function for which a digital circuit may be designed. Sequencing events can be realized using digital counters. In this paper, a digital programmed counter built around J − K flip flops is deployed to achieve the switching sequence. Using (1), value α 1 of 14.48 deg was obtained. However, α 1 of 15 deg is selected from which twelve segments of of π/6 or 30 deg each for one switching cycle is obtained as shown in Fig. 2 . As can be observed from Fig. 2 , the states "0 0" and "1 1" corresponding to zero level voltages are not repeated while the states "1 0" and "0 1" corresponding to the positive and negative output pulses respectively are each repeated five times. The flow graph and the transition table showing the switching sequence for the single phase inverter are shown in Fig. 3 . Employing J − K flip flop in the combinational logic circuit design, the state transition table is generated as shown in Table 1 . As can be observed from the state transition table, the J A and K A flip flop will require only one block while the J B and K B flip flop will need five blocks. The programmed counter control circuit diagram using J −K flip flops is shown in Fig. 5 . In setting out the J −K flip flop based switching circuit, the number of repeated states and their location in the required excitation for the next state inside the state transition table, determine the number of blocks of the flip flop and the output terminals to which the inverter switches are connected. 4 Operation principle of the proposed five-level inverter
With the aid of Fig. 2 and Fig. 5 , the switching states and the output voltages of the FLI is developed as shown in Table 2 . The logic OR-gates as seen in Fig. 5 created the platform for the synthesis of the five-level output voltage of the inverter. Switches S 1 and S 2 , for example, must be ON complimentarily in order for the V dc to appear across the load as output voltage. In segment 1, switching signal S 2 is fully supplied with the logic "1 1" while S 1 is semi supplied with the logic "1 0" through the action of the OR-gates hence the output voltage V dc /2. In segment 2, the switching signals S 1 and S 2 receive full logic supplies of "1 1" each hence the output voltage V dc and because this same switching states are sustained in the next two following segments, the output voltage V dc is maintained across the load. In segment 5, the switching signal S 1 still receives full logic supplies of "1 1" while the switching signal S 2 receives the logic "0 1" hence output voltage drop from V dc to V dc /2. In segment 6, the signals S 1 and S 3 receive full logic supplies to close the corresponding adjacent switches on the two legs of the inverter and the load voltage is zero. Similar results can be traced for the switches S 3 and S 4 responsible for the negative inverter output voltage between segments 7 and 12. In Fig. 9 , the load currents with R load and with RL load are displayed. The FFT analysis of the inverter load current with RL load is shown in Fig 10. With the RL load, the THD has been reduced from the two digit number to a single digit number of value 8.51%.
Comparisons between switch number n, auxiliary diodes, DC source number and switching frequency for the cascaded H -bridge inverter CHBI, improved cascaded H -bridge inverter ICHBI, and the proposed novel H -bridge inverter NHBI are given in Table 3 . 
Conclusions
In this paper, a novel single-phase digital controlcircuit-based five level inverter has been presented. One cycle of the inverter output voltage is divided into 12 segments of π /6 from which the switching sequence of the inverter switches is established. Employing a programmed counter built around J − K flip flops the switching sequence is digitized, and the logic combinations of the digital flip-flop outputs using OR-gates provided the platform for the synthesis of the five-level output voltage of the inverter. The simulation model of the proposed FLI is developed and verified through simulation in MAT-LAB/SIMULINK environment. From the harmonic analysis of the inverter output voltage and load current it is observed that the choice of 15 deg switching angle led to significant reduction in the triple harmonics hence improved THD. For an R load of 200 Ω, the simulation results show a total harmonic distortion of 16.84% in the inverter output voltage and load current. With an RL load (of 200 Ω and 0.250 H), a single digit THD of 8.51% is realized for the inverter load current. Comparison of the novel control-circuit-based FLI with the conventional as well as contemporary power-circuit-based cascaded Hbridge inverters show that the novel FLI is synthesized with lesser number of power circuit and control circuit components. With one DC source, one H -bridge structure, simple control logic and low switching frequency, the novel FLI has comparative advantage with better efficiency, reduced weight and reduced losses.
